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Mitigating Silent Data Corruptions In Integer
Matrix Products: Toward Reliable Multimedia
Computing On Unreliable Hardware
Ijeoma Anarado⋆, Mohammad Ashraful Anam, Fabio Verdicchio, and Yiannis Andreopoulos
Abstract—The generic matrix multiply (GEMM) routine com-
prises the compute and memory-intensive part of many in-
formation retrieval, machine learning and object recognition
systems that process integer inputs. Therefore, it is of paramount
importance to ensure that integer GEMM computations remain
robust to silent data corruptions (SDCs), which stem from
accidental voltage or frequency overscaling, or other hardware
non-idealities. In this paper, we introduce a new method for
SDC mitigation based on the concept of numerical packing. The
key difference between our approach and all existing methods
is the production of redundant results within the numerical
representation of the outputs, rather than as a separate set
of checksums. Importantly, unlike well-known algorithm-based
fault tolerance (ABFT) approaches for GEMM, the proposed
approach can reliably detect the locations of the vast majority
of all possible SDCs in the results of GEMM computations.
An experimental investigation of voltage-scaled integer GEMM
computations for visual descriptor matching within state-of-the-
art image and video retrieval algorithms running on an Intel
i7- 4578U 3GHz processor shows that SDC mitigation based
on numerical packing leads to comparable or lower execution
and energy-consumption overhead in comparison to all other
alternatives.
Index Terms—integer matrix multiplication, dependable sys-
tems, fault tolerance, soft errors, voltage scaling
I. INTRODUCTION
THE increase of integration density and the power wall offuture CMOS technologies now require increased levels
of resilience to transient arithmetic, memory or logic faults
caused by process variations and other soft errors (e.g., caused
by particle strikes,circuit overclocking or voltage overscaling)
[43], [53], [58]. Voltage overscaling in particular is emerging
as one of the most effective methods for reducing power and
energy consumption in processor designs [2], [58]. However,
to ensure that processors remain reliable, strong error detection
and correction mechanisms are required, especially for the case
of silent data corruptions (SDCs), i.e., soft errors (occurring
primarily on DRAM [2], [55]) that remain undetected because
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they do not lead to a system halt or crash. This is now a
challenge of increasing importance for prevalent applications
in mobile, desktop and high-performance multimedia systems
[20], [40], [56], [59], [62], where SDCs affecting critical data
sections [38], [55] can result in incorrect outputs, or cause
the system to behave unexpectedly. Therefore, reliability mea-
sures, such as caches with hardware-supported error-correction
codes (ECC) are now becoming the norm in most processor
designs. However, the constantly increasing SDC rates along
with the complex corruption patterns (e.g., burst errors and
multibit upsets) found in aggressively-scaled systems require
increasingly-sophisticated ECC methods, which are known to
incur very substantial area, performance and power overheads
[3], [45], [48]. This is why the International Technology
Roadmap for Semiconductors [34] put forward that mitiga-
tion of SDC bursts should also be based on fault-tolerant
software/algorithmic designs rather than solely depending on
expensive circuit-level techniques [34]. This has led to a
growing number of research proposals for developing cross-
layer system reliability designs [14], [45], which ensure that
systems remain reliable under unreliable hardware.
Mitigation techniques for SDCs are especially important
for matrix products performed during descriptor matching,
power iterations, backpropagation, transform decompositions,
random projections, kernel methods, covariance matrix cal-
culations and block Lanczos iterations within information
retrieval, object detection and tracking, machine learning, and
classification applications [8]–[10], [12], [15], [16], [20], [29],
[35], [40], [52], [56], [59], [62]. This is because: (i) matrix-
product computations comprise the bulk of processing in
such applications;(ii) subsequent processing stages apply low-
complex-yet-noise-sensitive thresholding, sorting and cluster-
ing operations [29], [33], [38], [44] and any undetected SDCs
in the matrix-product stage can have severe repercussions in
the final results. Many such matrix products utilize integer
inputs and are typically performed with an integer generic
matrix multiply (GEMM) routine, or the single- or double-
precision floating-point GEMM (sGEMM or dGEMM) rou-
tines of a high-performance mathematics kernel library (MKL)
[22], [28]. Thus, ensuring that integer matrix products remain
reliable against SDCs is of paramount importance for such
multimedia systems.
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A. Summary of Prior Work
Existing techniques that can ensure reliability to SDCs
comprise two categories: (i) algorithm-based fault tolerance1
(ABFT)—i.e., methods using checksums specifically tailored
to the algorithm under consideration—that can reliably detect
(and possibly correct) up to a limited number of SDCs [13],
[17], [19], [25], [39], [46], [47], [60]; (ii) systems with
dual modular redundancy (DMR), where all non-coinciding
SDCs can be detected if the same operation is duplicated in
two separate processors (or threads) that cross-validate their
results [21], but SDCs cannot be corrected without using triple
modular redundancy (TMR) [23].
It is well known that DMR/TMR solutions lead to sub-
stantial processing overhead in hardware/software systems and
incur increased energy consumption [21]. On the other hand,
while ABFT in GEMM comes with limited implementation
overhead [25], it can only detect the locations of a limited
number of SDCs (typically up to one or two) for an entire
GEMM computation. To address this issue, modified ABFT
(mABFT) schemes were proposed [13], [17], [30], [31], [39],
[41], [47], [54], [61], which are designed to locate and
correct more SDCs per GEMM. However, mABFT approaches
incur considerable implementation overhead and significant
reduction in available bitwidth for integer GEMM results [13],
[17], [30], [31], [39], [41], [47], [54], [61]. In conjunction with
recent studies indicating that SDCs in large cache memories
tend to increase drastically under voltage overscaling [2],
[43], [45], these observations indicate that ABFT and mABFT
may ultimately not be the most efficient approaches to detect
arbitrary SDC patterns occurring in GEMM computations
under increased rates of transient hardware faults.
B. Contribution
The proposed method detects any number of SDCs in
integer matrix products by creating redundant results within
the numerical representation of the output results. This is
achieved by packing pairs of inputs within one integer number
and performing two complementary quarter-size GEMM calls.
Beyond the desired outputs, these products spontaneously
create numerically-entangled pairs of outputs within the nu-
merical representation of the results. All outputs are then
extracted and, in conjunction with a very low-complex row-
column ABFT check, are cross-validated with the numerically-
entangled outputs to detect arbitrary SDCs with very high
probability.
Calculations of the computational complexity, as well as
experimental results on an Intel Sandy Bridge processor,
demonstrate that the average execution time overhead of the
proposed method against high-performance, fault-intolerant,
GEMM realizations under SDC-free conditions is limited to
11.50%. Therefore, the reliability and execution time effi-
ciency of our method is comparable to that of ABFT and,
unlike ABFT, our method is capable of detecting the locations
of the vast majority of all possible SDCs. This makes our
1In this paper, ABFT refers to Huang and Abraham’s original proposal
[25], while mABFT is used to refer to various modifications and extensions,
i.e., including the use of weighted checksums and subblock partitioning.
method superior to ABFT, mABFT and DMR under the
occurrence of multiple SDCs in memory. Finally, via an SDC-
injection campaign using an open source low-level virtual
machine (LLVM) based fault injection tool, the Kontrollable
Utah LLVM Fault Injector (KULFI) [49], [50], we demonstrate
that our proposal paves the way for a new class of SDC
mitigation methods for integer matrix products that are fast,
energy efficient, and highly reliable.
The remainder of the paper is organized as follows. In
Section II, we summarize the operation of high-performance
GEMM routines with different variants of ABFT and highlight
their differences with the proposed approach. In Section III, we
describe the proposed approach starting from the previously-
proposed concept of numerical packing. Sections IV and V-B
provide performance results and results with a voltage-scaled
platform and Section VI concludes the paper.
II. HIGH-PERFORMANCE GEMM, ABFT AND MABFT
Consider the GEMM design depicted in Figure 1(a), which
follows the general structure found in optimized MKL designs
[22]. The application calls GEMM for an M ×K by K ×N
matrix multiplication which is further subdivided into L × L
“inner-kernel” matrix products. For our approach, L is speci-
fied by (k ∈ N⋆):
L = 2k × SIMDbits
brepr
(1)
with: SIMDbits the number of bits of each SIMD register
(SIMDbits = 256 in this work); brepr ∈ {32,64} the number
of bits for floating-point or integer representations. The inner-
kernel result2 R2,1 of the example shown in Figure 1(a) com-
prises the sum of multiple subblock multiplications A2,lBl,1:
R2,1 = KL −1∑
l=0 A2,lBl,1. (2)
If the matrices’ dimensions are not multiples of L, some
“cleanup” code [22] is applied at the borders to complete
the inner-kernel results of the overall matrix multiplication.
This separation into top-level processing and subblock-level
processing is done for efficient cache utilization. Specifically,
during the initial data access of GEMM for top-level pro-
cessing, data in matrix A and B is reordered into block
major format: for each L×L pair of subblocks Ai,l and Bl,j
multiplied to produce inner-kernel result Ri,j , 0 ≤ l < KL ,
0 ≤ i < M
L
, 0 ≤ j < N
L
, the input data within Ai,l and
Bl,j is reordered in rowwise and columnwise raster manner,
respectively. Thus, sequential data accesses are performed
during each subblock matrix multiplication and this enables
the use of SIMD instructions, thereby leading to significant
acceleration.
2Notations: Boldface uppercase and lowercase letters indicate matrices and
vectors, respectively. The corresponding italicized lowercase indicate their
individual elements, e.g., A and am,n. All indices are integers. Assuming
two integers a and b, a ≫ b shifts a by b bits to the right discarding the
least-significant bits and a ≪ b shifts a by b bits to the left discarding the
most-significant bits; a ← b assigns value b to a. The packed and extracted
value of x is indicated by xˆ and x˜, respectively.
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Figure 1: (a) Top-level processing of GEMM highlighting the input subblocks used for the computation of the subblock result
R2,1; (b) ABFT within a single subblock of GEMM via checksum vectors; (c) mABFT within a single subblock with two
checksum vectors.
From this description it is evident that the top-level pro-
cessing simply administers the computation (and, optionally,
error detection) at the subblock level and the core operations
are performed within each subblock independently, before
being aggregated to produce the final results. Therefore, in
the remainder of the paper we present ABFT, mABFT and
our approach in reference to a single subblock matrix product.
For notational simplicity, we remove the indices from each
subblock product Ai,lBl,j . Moreover, despite the block-major
format reordering, we retain the 2D indexing in the equations
to facilitate intuitive understanding of the proposed method.
A. Algorithm-based Fault Tolerance
All ABFT methods specifically tailored for GEMM compu-
tations [13], [17], [25], [60], [61] append the input subblocks
with (redundant) checksum vectors (rows or columns), denoted
by ac, br in Figure 1(b) and highlighted in color.
In the ABFT approach proposed by Huang and Abraham
[25], a single checksum row and column per subblock is
used for error detection and correction. Specifically, checksum
vector ac is the sum across each column of A. Checksum
vector br is the sum across each row of B.
Under the described configuration of Figure 1(b), the result
of the checksum-appended subblock GEMM, Rf = AfBf, can
be checked for the detection and correction of any single
SDC within the subblock product R [13], [17], [25], [61].
Specifically: (i) the sum of each row and each column of
R (which is contained within Rf) is validated against the
corresponding checksum elements of rr and rc; (ii) the sum
of the checksum vectors themselves is validated against rrc. If
these validations fail for a certain row and column, the index of
this row and column indicates the location of the SDC within
Rf.
However, when multiple SDCs occur within a subblock
multiplication, ABFT cannot pinpoint their exact locations
and requires recomputation of results, which is termed as
“rollback ABFT” [1]. For example, given the ±ε and δ error
pattern shown in Figure 2, ABFT flags locations r3,1 and r3,3
as erroneous, while two other erroneous locations, r1,1 and
r1,3 go undetected due to the cancellation effect of the given
error pattern. Therefore, when multiple SDCs are detected, the
Figure 2: Errors in ABFT that require row and column
recomputation (rollback ABFT [1]).
only reliable method for recovery via ABFT is to recompute
(i.e., “rollback”) the entirety of the rows and columns that
have been detected as erroneous. If a substantial number of
SDCs is detected, this will result in entire GEMM subblock
recomputation, i.e., complete execution rollback, incurring
significant execution time penalty.
Finally, due to the fact that the checksum inputs ac and
br are the columnwise or rowwise summation of inputs, the
elements of the row and column checksums, rr and rc, will
have increased dynamic range by log2 L bits for an L ×L by
L×L integer GEMM. In addition, given that rrc is the sum of
the elements of rr and rc, this element will require 2 log2 L
additional bits. Therefore, in comparison to the conventional
(fault-intolerant) GEMM computation and for L = 288 and
32-bit integer representations, ABFT incurs loss of
log2 L
15.5
∣
L=288 × 100% ≃ 0.53 (3)
of output dynamic range in order to accommodate all check-
sum results.
B. Modified Algorithm-based Fault Tolerance
More recently, modified ABFT methods were proposed that
make use of additional checksums, constructed with specific
weight vectors. The number of additional checksums and their
dynamic range is dependent on the desired detectability.
For example, Jou, Anfison et. al. [11], [30] extended ABFT
with the introduction of d checksum rows and columns, d > 1.
All checksum elements beyond the first one are generated via
inner products of rows and columns with specially-constructed
weight vectors. It is then shown that, under suitable choice of
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weight vectors, this extension can guarantee the detection of
up to d SDCs and correction of up to ⌊d
2
⌋ SDCs [11], [30],
[47] per row and column of a subblock product. This comes
at the cost of increasing the size of the checksum matrices by
d times. An illustration of a subblock product with d = 2 is
given in Figure 1(c).
In more detail, the first checksum of each column of A
and row of B is the one of the original ABFT; we denote
this as the unweighted checksum, ac1 and br1, respectively.
For an mABFT approach with d = 2, the second checksum
of each column of A and row of B (denoted by ac2 and
br2, respectively) is the inner product of the column of A
(resp. inner product of the row of B). Jou and Abraham [30]
proposed the weight vector wexp given by:
wexp = [20 21 . . . 2L−1] . (4)
However, due to the exponential increase of the dynamic
range of ac2 and br2, the use of wexp will cause overflow
problems under 32-bit or 64-bit integer representations. Such
an mABFT approach is therefore mostly of theoretical interest,
rather than of practical relevance to conventional numerical
representations used in programmable processors.
As a remedy to the dynamic range expansion caused by the
weight vector of (4), Rexford and Jha [47] proposed the further
partitioning of input subblocks into smaller blocks. Comple-
mentary to this approach, Luk et. al. [39], [54] proposed the
weights:
wlinear = [1 2 . . . L] (5)
instead of wexp of (4), in order to allow for quadratic increase
of dynamic range in ac2 and br2 and quartic increase of
dynamic range for the second row-column checksum element,
rr2c2. Specifically, the quartic increase in the latter is by factor(∑Ll=1 l)2, or 2 [log2 (L2 +L) − 1] bits. Their work shows that,
under the use of wlinear and for d = 2, up to two SDCs per row
or column of a subblock can be reliably detected and up to
one SDC can be reliably corrected. Therefore, the combination
of partitioning of L × L subblocks into P × P blocks with:
P = 16, d = 2 and the length-P linear weights wlinear (with
L replaced by P ) allows for mABFT to operate with 32-bit
representations. However, this comes at the loss of
log2 (P 2 + P ) − 1
15.5
RRRRRRRRRRRP=16 × 100% ≃ 45.7% (6)
of output dynamic range for integer representations in compar-
ison to the conventional (fault-intolerant) GEMM computation.
III. PROPOSED FAULT-TOLERANT NUMERICAL PACKING
IN GEMM
Packed processing has been proposed for throughput-
precision scaling of GEMM computations in our previous
work [6]. Since the proposed method is built upon the concept
of packing [6], this is briefly summarized here. To facilitate
the exposition, we shall be referring to the illustrations of
Figure 3(d)–(g) and Figure 4, which present the steps of the
described methods for the elementary case of a 2 × 2 matrix
Figure 3: (a)–(c) Conventional integer subblock multiplication
for the case of a 2×1 by 1×2 vector product. (d)–(g) Packing
for the same product with packing coefficient k = 10. The
partitioning within the rectangles shows the location (shifts by
k bits) of inputs/outputs when packed within a single number.
produced via a 2 × 1 by 1 × 2 vector product. In addition, the
conventional (fault-intolerant) approach is illustrated in Figure
3(a)–(c). Finally, beyond this elementary case, our analytic
exposition will be based on the general case of an L × L
subblock product.
A. Review of Packing in Integer Subblock Matrix Multiplica-
tion
In packing for integer subblock multiplication R = AB,
only one input subblock is packed, i.e., either A or B.
This selection does not affect the performance in the case of
GEMM, as both subblocks have been reordered in block-major
format. Assuming A is chosen, the packing process creates
block Aˆ with L
2
×L coefficients given by (∀m,n ∶ 0 ≤ m,n <
L, mˆ = ⌊m
2
⌋):
aˆmˆ,n = (a2mˆ,n ≪ k) + a2mˆ+1,n (7)
where k is the utilized packing coefficient , k ∈ N⋆. The
utilized value for k depend on the maximum possible value of
the matrix product, as it will be elaborated in the following.
An illustration of the packing of (7) for the two elements of
a 2 × 1 vector a is given in Figure 3(d), i.e., for n = mˆ = 0.
Notice that (7) operates along the columns of Aˆ in order to
pack rows 2mˆ and 2mˆ+ 1 together. This means that, in order
to use integer SIMD instructions for accelerated computation
of (7), we can group SIMDbits
brepr
consecutive elements of each row
and apply each multiply-accumulate (MAC) operation of (7)
to them with one SIMD instruction. Once (7) is completed,
processing occurs via Rˆ = AˆB (∀m,n ∶ 0 ≤ m,n < L, mˆ =⌊m
2
⌋):
rˆmˆ,n = L−1∑
j=0 aˆmˆ,jbj,n (8)
= ⎛⎝L−1∑j=0 a2mˆ,jbj,n ≪ k⎞⎠ + L−1∑j=0 a2mˆ+1,jbj,n
The packed output of (8) contains both rows of the results,
rˆ2mˆ,n and rˆ2mˆ+1,n, packed together. An example is shown in
Figure 3(f) for n = mˆ = 0. Importantly, if they do not overlap
in the packed representation and the numerical representation
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used can accommodate both packed outputs, both rows can
be computed concurrently via (8). For the packed processing
of two inputs shown in (7) and (8), these two conditions are
met when the packing coefficient satisfies the below constraint
[4]–[6]:● For 32/64-bit integer representation: k >
log2 (max∀m,n ∣rm,n∣) + 1 and 2k ≤ W , with
W ∈ {32,64}.
Any high-performance L
2
× L by L × L subblock code for
32/64-bit GEMM (integer or floating-point) can be used for
the computation of (8). Following the completion of the
processing, unpacking of the results can be performed by the
following process [4]–[6] (∀m,n ∶ 0 ≤ m,n < L, mˆ = ⌊m
2
⌋).
The first output, r̃2mˆ+1,n, which is packed at the most
significant bits of rˆmˆ,n, is extracted by:
r̃2mˆ,n = rˆmˆ,n ≫ k (9)
The extracted output is then removed from rˆmˆ,n:
r̃2mˆ+1,n = rˆmˆ,n − [(rˆmˆ,n ≫ k)≪ k] , (10)
The result is then converted into its signed representation.
Specifically, if r̃2mˆ+1,n > 2k−1, then r̃2mˆ+1,n ← (r̃2mˆ,n − 2k).
Finally if r̃2mˆ+1,n < 0, then the result extracted from
the most-significant bits must be incremented by one, i.e.:
r̃2mˆ,n ← (r̃2mˆ,n + 1).
B. Proposed Fault-tolerant Packing
We utilize the packing concept in order to provide highly-
reliable integer matrix products within each GEMM call. Our
method uses standard 64-bit integer representations and off-
the-shelf GEMM subblock kernels to process 32-bit inputs, as
detailed in the following.
1) Packing Process: The proposed approach performs two
packings of matrix A into Aˆi and Aˆj and one packing of B
into Bˆ, as shown in the example of Figure 4(a). The figure
illustrates only the case of an elementary 2 × 1 by 1 × 2
vector product with k = 10 and, due to the small input vector
dimensions, the packed matrices are in fact scalars aˆi, aˆj and
bˆ. For the general case of an L×L by L×L subblock product,
the process is identical for all other pairs of inputs within A
and B and is expressed by (∀m,n ∶ 0 ≤ m,n < L, mˆ =⌊m
2
⌋ nˆ = ⌊n
2
⌋):
aˆi,mˆ,n = (a2mˆ,n ≪ k) − a2mˆ+1,n (11)
aˆj,mˆ,n = (a2mˆ+1,n ≪ k) − a2mˆ,n (12)
bˆm,nˆ = (bm,2nˆ ≪ k) + bm,2nˆ+1 (13)
Each packing “stacks” two inputs together in a single 64-
bit integer number (assuming 32-bit inputs) and can be done
during initial reading and reordering of each subblock in
GEMM [6], [22]. Notice that, in comparison to conventional
packing presented in the previous section [and illustrated in
Figure 3(d)–(g)]:● (11) and (12) invert the sign of the elements of A that
are left shifted by k-bits;
● A is packed twice with reverse “ordering”, as shown in
(11) and (12);● B is packed as well.
This setup enables packed processing to be used for error
detection.
2) Packed GEMM computations: Two (L
2
×L) × (L × L
2
)
subblock multiplications ensue via the use of two standard
subblock GEMM calls (using either 64-bit integer or 64-bit
floating point representation), producing all required results, as
well as a number of “entangled” results within the numerical
representation of the packed outputs. An example for the two
packed products of elementary 2×1 by 1×2 vectors is shown
in Figure 4(b)–(c). For the general case of an L×L by L×L
subblock product, the elements packed within Rˆi and Rˆj are
expressed mathematically by (∀m,n ∶ 0 ≤ m,n < L, mˆ =⌊m
2
⌋ , nˆ = ⌊n
2
⌋):
rˆi,mˆ,nˆ = L−1∑
k=0 aˆi,mˆ,k bˆk,nˆ
= (L−1∑
k=0 a2mˆ,kbk,2nˆ ≪ 2k) − (
L−1∑
k=0 a2mˆ+1,kbk,2nˆ ≪ k)
+(L−1∑
k=0 a2mˆ,kbk,2nˆ+1 ≪ k) −
L−1∑
k=0 a2mˆ+1,kbk,2nˆ+1= r̃2mˆ,2nˆ ≪ 2k + (r̃2mˆ,2nˆ+1 − r̃2mˆ+1,2nˆ)≪ k− r̃2mˆ+1,2nˆ+1 (14)
rˆj,mˆ,nˆ = L−1∑
k=0 aˆj,mˆ,k bˆk,nˆ
= (L−1∑
k=0 a2mˆ+1,kbk,2nˆ ≪ 2k) − (
L−1∑
k=0 a2mˆ,kbk,2nˆ ≪ k)
+ (L−1∑
k=0 a2mˆ+1,kbk,2nˆ+1 ≪ k) −
L−1∑
k=0 a2mˆ,kbk,2nˆ+1= r̃2mˆ+1,2nˆ ≪ 2k + (r̃2mˆ+1,2nˆ+1 − r̃2mˆ,2nˆ)≪ k− r̃2mˆ,2nˆ+1 (15)
3) Unpacking of the Results: Subsequently, unpacking oc-
curs within each element of Rˆi and Rˆj based on the process
presented below, which extends the unpacking of the previous
section in order to handle the three packed results within each
output rˆi,mˆ,nˆ and rˆj,mˆ,nˆ, illustrated in Figure 4(d).
We extract the components packed within rˆi following the
unpacking process described in the previous subsection, with
ε˜(k0,k1),(k2,k3) indicating the entanglement (i.e., superposition
within the representation) of elements r̃k0,k1 and r̃k2,k3 . The
first output, r̃2mˆ,2nˆ, which is packed at the most-significant
bits of rˆi, is extracted by:
r̃2mˆ,2nˆ = rˆi ≫ (2k) , (16)
The extracted output is then removed from rˆi and relevant
bitwise operations ensue to determine the sign of the entangled
output, ε˜(2mˆ,2nˆ+1),(2mˆ+1,2nˆ). We present the details of this sign
check by defining two parameters, ti,1 and ti,2 as outlined
below:
ti,1 = rˆi − [r̃2mˆ,2nˆ ≪ (2k)] , (17)
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Figure 4: Illustration of highly-reliable integer subblock multiplication via numerical packing for the case of a 2 × 1 by 1 × 2
vector product with packing coefficient k = 10. The partitioning within the rectangles shows the location (shifts by k or 2k
bits) of inputs/outputs when packed within a single number.
ti,2 = ti,1 ≫ k, (18)
If ti,2 ≥ 2k−1, then ε˜(2mˆ,2nˆ+1),(2mˆ+1,2nˆ) = ti,2 − 2k, else
ε˜(2mˆ,2nˆ+1),(2mˆ+1,2nˆ) = ti,2.
If ε˜(2mˆ,2nˆ+1),(2mˆ+1,2nˆ) < 0, then : r̃2mˆ,2nˆ ← (r̃2mˆ,2nˆ + 1).
Subsequently, the intermediate result extracted by (18) is also
removed from the packed representation and a similar check
is performed in order to extract the signed representation of
r̃2mˆ+1,2nˆ+1, i.e.:
ti,1 ← [ti,1 − (ti,2 ≪ k)] (19)
If ti,1 ≥ 2k−1, then r̃2mˆ+1,2nˆ+1 = 2k − ti,1, else r̃2mˆ+1,2nˆ+1 =−ti,1. Finally, similarly as before, if r̃2mˆ+1,2nˆ+1 < 0, then the
the entangled output, ε˜(2mˆ,2nˆ+1),(2mˆ+1,2nˆ) is incremented by
one: ε˜(2mˆ,2nˆ+1),(2mˆ+1,2nˆ) ← (ε˜(2mˆ,2nˆ+1),(2mˆ+1,2nˆ) + 1) . We
extract the components packed within rˆj via the following
process, which is identical to the process described for rˆi:
r̃2mˆ+1,2nˆ = rˆj ≫ (2k) , (20)
tj,1 = rˆj − [r̃2mˆ+1,2nˆ ≪ (2k)] , (21)
tj,2 = tj,1 ≫ k, (22)
If tj,2 ≥ 2k−1, then ε˜(2mˆ+1,2nˆ+1),(2mˆ,2nˆ) = tj,2 − 2k, else
ε˜(2mˆ+1,2nˆ+1),(2mˆ,2nˆ) = tj,2. If ε˜(2mˆ+1,2nˆ+1),(2mˆ,2nˆ) < 0, then
r̃2mˆ+1,2nˆ ← (r̃2mˆ+1,2nˆ + 1). Subsequently:
tj,1 ← [tj,1 − (tj,2 ≪ k)] . (23)
If tj,1 ≥ 2k−1, then r̃2mˆ,2nˆ+1 = 2k − tj,1, else r̃2mˆ,2nˆ+1 =−tj,1. If r̃2mˆ,2nˆ+1 < 0, then ε˜(2mˆ+1,2nˆ+1),(2mˆ,2nˆ) ←(ε˜(2mˆ+1,2nˆ+1),(2mˆ,2nˆ) + 1) .
If:
● sufficient spacing is provisioned via the packing coeffi-
cient k so that no overlapping (or “invasion”) of results
occurs within the numerical representation [4]–[6], and
● all three packed results fit within the utilized numerical
representation,
then the results are guaranteed to be recoverable.
Relating to the second requirement, if 3k ≤ W , then the
unpacking process determines the correct value of each output.
This condition imposes that:● k ≤ 21 for W = 64 in 64-bit integer GEMM. Given
that the sum of two outputs must be accommodated for
the packed results shifted by k-bits (i.e., the entangled
results) and one bit must be provided to allow for the
sign information to be preserved within the packed integer
representation, this allows for up to ±219 output dynamic
range without any approximation. This means that 12
bits of dynamic range are sacrificed in comparison to 32-
bit integer GEMM that allows for up to ±231 bits, i.e.,
loss of 37.5% of the bitwidth. This loss is substantially
smaller than the corresponding bitwidth loss of ABFT
and mABFT, reported in (3) and (6), respectively. Since
the computational complexity and error detectability of
the proposed algorithm is independent of the packing
factor, we set k to the maximum achievable value, i.e,
k = 20 and k = 9 for 64 and 32-bit integer processing,
respectively. Further details on the mathematics of the
analytic calculation of the maximum packing factor are
found in related work [4]–[6].
4) Error Detection by Post-Entanglement followed by Row-
Column ABFT Checksum Validation: The advantage of the
proposed packing-based GEMM is that, we not only ob-
tain the results, but we can also validate them by post-
entangling, i.e., doing r̃2mˆ,2nˆ+1 − r̃2mˆ+1,2nˆ and r̃2mˆ+1,2nˆ+1 −
r̃2mˆ,2nˆ and comparing these with the entangled results
ε˜(2mˆ,2nˆ+1),(2mˆ+1,2nˆ) and ε˜(2mˆ+1,2nˆ+1),(2mˆ,2nˆ), respectively.
An example is shown in Figure 4(d)–(e) for mˆ = nˆ = 0. If
differences are detected, the higher level routine (top-level
processing) can be notified and a decision can be made by
the application on whether to recompute the erroneous results
or not.
One weakness of the post-entanglement check is that,
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however unlikely, it is still possible that an SDC occurs in
a location in the packed results Rˆi and Rˆj in a way that
the operation r̃2mˆ,2nˆ+1− r̃2mˆ+1,2nˆ or r̃2mˆ+1,2nˆ+1− r̃2mˆ,2nˆ does
not detect it. Specifically, this would be the case if both the
extracted results r̃2mˆ,2nˆ+1 and r̃2mˆ+1,2nˆ were affected by an
additive noise term δ, with δ ∈ Z⋆. To detect the occurrence of
such pathological cases, we simply utilize the conventional
row-column ABFT checksum by calculating a single inner
product between the sum of the columns of A with the sum
of the rows of B:
rrc = L−1∑
l=0
⎛⎝L−1∑i=0 ai,l ⋅ L−1∑j=0 bl,j⎞⎠ , (24)
which, similar to ABFT, can be derived during the input
subblock reordering. Then, after checking for SDCs based on
the post-entanglement check (and recalculating all detected
SDCs), we can check if rrc produced by (24) agrees with
the sum of all the elements of R: ∑L−1i=0 ∑L−1j=0 ri,j . It is
straightforward to derive the latter when the output matrix
is returned via a raster-scan and summation. This checksum
ensures no such SDCs remain undetected.
The overall ABFT-based row-column checksum process
requires producing only a single checksum per integer matrix
product, i.e., rrc of (24), and simply adding the results in the
order they are returned to the top-level processing of GEMM.
Our experiments will demonstrate that the overall error check-
ing process (packing, unpacking, post-entanglement check and
row-column ABFT checksum) incurs execution time overhead
similar to that of ABFT.
C. Theoretical Analysis
The following two propositions summarize the arithmetic
operations (addition, multiplication and comparison) for the
computation of the proposed method for SDC mitigation in
GEMM in reference to ABFT, mABFT and DMR. Note that
the operation counts for the proposed approach have been
scaled by two to account for the fact that the use of double-
bitwidth representations (due to the use of packing) reduces
the processing throughput by a factor of two.
Proposition 1. In the absence of SDCs within an L×L GEMM
output, the number of arithmetic operations of the proposed
method is:
(i): ( 11L2
2L3+7L2−1) ⋅ 100% more than that of ABFT;
(ii): 34L3−433L2+64
162L3+719L2 ⋅ 100% less than that of mABFT;
(iii): 2L3−19L2+1
4L3−L2 ⋅ 100% less than that of DMR.
Proof: See Appendix I.
For example, for L = 576, Proposition 1 shows that numer-
ical packing is only 0.95% less efficient than ABFT, while
remaining 20.37% and 49.20% more efficient than mABFT
and DMR respectively.
Proposition 2. Given x SDCs in output GEMM results,
the number of arithmetic operations of the proposed method
for the GEMM computation followed by error detection and
correction, and averaged between the best and worst case of
SDC patterns, is:
(i): L
3+L2(2√x+26.5)+L(√x−6x)−30x−√x
3L3+L2(2√x+8.5)+L√x−√x−1.5 ⋅ 100% less than that
of ABFT;
(ii): 34L3−433L2−366Lx+1912x+64
162L3+719L2+18Lx−8x ) ⋅ 100% less than that of
mABFT;
(iii): 2L3−19L2−3Lx−31.5x+1
4L3−L2+3xL−1.5x ⋅ 100% less than that of DMR.
Proof: See Appendix I.
By setting L = 576 and x = 10, Proposition 2 estimates
that numerical packing is 32.86%, 20.36% and 49.19% more
efficient than ABFT, mABFT and DMR respectively. Overall,
the complexity analysis of Propositions 1 and 2 indicates that
our proposal is expected to incur small penalty when no SDCs
happen, and become highly-beneficial when multiple SDCs
occur in GEMM.
IV. EXPERIMENTAL RESULTS
In this section, we present execution time results with an
Intel i7- 3632QM 2.2GHz processor (Ivy Bridge architecture
with AVX support, Ubuntu 14.04.1 LTS, Clang 3.2 compiler).
The BLAS routine of the ATLAS math library was used for
all GEMM calls (sGEMM and dGEMM for 64-bit)3. After
experimenting with various subblock sizes, we selected six
subblock sizes as representative cases, ranging from 32 × 32
(below which the use of sGEMM or dGEMM is not beneficial)
to 1152×1152. We opted for subblock sizes that are multiples
of the subblock size settings for sGEMM and dGEMM within
most open-source MKLs (e.g., ATLAS and GOTO) and avoid
the use of cleanup code for the borders.
The ABFT approach follows Huang and Abraham [25],
while we implemented the mABFT following Rexford and
Jha [47], with the linear weighted checksum vector [39], [54]
of (5). We opted for partition block size of 16×16 within each
subblock in order to achieve output dynamic range comparable
to the proposed approach and at the same time limit the
overhead caused by the two additional checksum rows and
columns per block4. For the ABFT implementation, due to the
detection limitations analyzed in Section II-A, entire rows and
columns are recomputed when multiple SDCs are detected. In
addition, when ten SDCs are detected in different rows and
columns, the error detection process stops and entire GEMM
subblock recomputation (i.e., complete rollback) is carried out,
as this turns out to be less costly than complete detection and
multi-row & column recomputation for the chosen subblock
sizes.
3Since all optimized math kernel libraries today support only 32/64bit
floating point number representations, we cast all integer inputs into floating
point data-type after preprocessing while casting to integer data type in order
to perform error-check and correction if required.
4Specifically, we found that, under P = 8, the overhead caused by mABFT
is more than 150% in comparison to the fault-intolerant original GEMM and
P = 32 or higher leads to unacceptable loss of dynamic range, as illustrated
by (6).
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Table I: Average execution times (in milliseconds) and percentile comparisons against the fault-intolerant (conventional) ATLAS BLAS
sGEMM for all methods. All fault-tolerant approaches were able to detect and correct all SDCs.
Fault- % incr. ABFT % incr. mABFT % incr. DMR-based % incr.
Component Intolerant Proposed in exec. sGEMM in exec. sGEMM in exec. sGEMM in exec.
measured sGEMM time [25] time [18], [30] time [21] time
[39], [47], [54]
subblock size: 32 × 32
GEMM calls only
0.0166
0.0082 -50.60 0.0181 9.04 0.0211 27.11 0.033 98.80
with EC∗ & SDC count = 0 0.0125 -24.70 0.0193 16.27 0.0287 72.89 0.0362 118.07
with EC & SDC count = 1 0.0128 -22.89 0.0194 16.87 0.0297 78.92 0.0366 120.48
with EC & SDC count = 1 row 0.0170 2.41 0.0375 125.90 0.0467 181.33 0.0446 168.67
subblock size:144×144
GEMM calls only
0.419
0.3293 -21.41 0.4455 6.32 0.5431 29.62 0.8348 99.24
with EC & SDC count = 0 0.4075 -2.74 0.4699 12.15 0.6988 66.78 0.8918 112.84
with EC & SDC count = 1 0.4087 -2.46 0.4700 12.17 0.7033 67.85 0.8930 113.13
with EC & SDC count = 1 row 0.4540 8.35 0.9223 120.12 1.0134 141.86 0.9935 137.11
subblock size: 288 × 288
GEMM calls only
2.45
2.77 13.05 2.61 6.46 3.27 33.34 5.02 104.80
with EC & SDC count = 0 3.51 43.20 2.87 17.01 3.88 58.37 5.11 108.67
with EC & SDC count = 1 3.52 43.78 2.87 17.04 3.91 59.38 5.14 109.58
with EC & SDC count = 1 row 3.67 49.94 5.47 123.43 4.02 64.20 5.47 123.15
subblock size: 384 × 384
GEMM calls only
5.64
6.11 8.38 5.97 6.00 7.14 26.61 11.41 102.48
with EC & SDC count = 0 7.28 29.13 6.45 14.41 8.29 47.02 11.59 105.58
with EC & SDC count = 1 7.28 29.25 6.45 14.45 8.34 47.95 11.61 106.02
with EC & SDC count = 1 row 7.62 35.19 12.31 118.38 8.49 50.68 12.31 118.34
subblock size: 576 × 576
GEMM calls only
18.51
18.92 2.20 19.00 2.66 23.19 25.29 37.34 101.76
with EC & SDC count = 0 21.80 17.80 20.40 10.21 25.23 36.31 37.43 102.23
with EC & SDC count = 1 21.83 17.92 20.40 10.24 25.30 36.70 37.46 102.38
with EC & SDC count = 1 row 22.60 22.11 41.60 124.74 26.18 41.43 38.59 108.52
subblock size: 1152 × 1152
GEMM calls only
148.13
148.39 0.18 150.86 1.84 182.98 23.53 298.63 101.59
with EC & SDC count = 0 157.50 6.32 155.62 5.06 194.32 31.18 300.15 102.63
with EC & SDC count = 1 158.08 6.71 155.69 5.10 194.71 31.44 300.18 102.64
with EC & SDC count = 1 row 161.83 9.25 310.28 109.46 196.86 32.89 308.19 108.05∗EC stands for Error Correction
A. SDC Injection Technique
In order to investigate the performance of all presented
approaches for the detection and correction of soft errors, we
perform an artificial fault injection campaign using the open
source LLVM [37] based fault injection tool, KULFI [50].
KULFI emulates faults occurring in CPU state elements, which
usually manifest as bit flips in a random computational state
chosen at run time by injecting faults at the intermediate rep-
resentation (IR) code of LLVM. Because the LLVM IR code
preserves variable and function names and supports program
analysis and transformations, it allows for controlled fault
injections to be performed at specific program points, and into
specific instructions. Given that such flips are somewhat rare
in computing systems today, KULFI injects a single transient
fault during every execution under investigation, albeit at a
random time instance. By selecting fault injection parameters5
as outlined in the author’s example code [49], we observe and
characterize the effect of the injected faults during GEMM
computation into three classes:
● Benign errors: errors that have no effect on the GEMM
output.
5Namely, the following parameters are used for all our fault
injection executions: iteration=100; byte_position=random;
expected_fault_count=10; total_fault_count=100;
inject_once flag=1; static_fault/dynamic_fault=1;
inject_pointer_error=0; inject_data_error=1;
print_fault_site=0
● Single SDC: errors that affect a data element that are not
reused during the GEMM computation.● Single-row SDC: errors that affect a data element that is
used to compute an entire row/column of GEMM.
For example, a typical error summary when performing 100
fault injection executions (excluding segmentation and out-of-
bound faults) of an N ×N -by-N ×N GEMM is given by:
Single-row SDCs:16, Single SDC:34, Benign errors:50
In order to keep track of the number of injected errors
that manifest as SDCs, KULFI performs two executions of
a given source code: error-free and error-prone executions.
We design the error-free execution to implement optimized
GEMM calls (using the cblas_sgemm and cblas_dgemm
function of the ATLAS library), while the error-prone GEMM
implementation is written in plain C code in such a way as to
allow for error injection during GEMM. In this way, GEMM
execution time reported in Table I is measured from the error-
free implementation while the performance for pre- and post
processing (including error correction) is measured from the
error-prone execution.
B. Results under SDCs
The average execution time out of several independent
runs (each using randomly-generated inputs) is presented in
Table I. For all the reported experiments, all methods de-
tected all incurred errors (i.e., the detection rate was 1.0 for
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all approaches). Therefore, the reported results compare the
different methods with respect to execution time. To present
a detailed breakdown of the execution time performance of
the components of the proposed approach, four subcases are
shown: (i) only the cost of dGEMM calls (i.e., not the cost of
packing, unpacking or error checking); (ii) everything when
no SDCs occur; (iii) everything, including error checking and
correction when one SDC occurs; (iv) everything, including
the detection and correction of one row of SDCs injected using
the KULFI tool.
Theoretically, the execution time for GEMM computation
(without error tolerance) is expected to be equal for the
conventional sGEMM and the two quatersize dGEMMs per-
fomed by the proposed approach (cf. proof of Section III-C).
In practice, due to the internal kernel optimizations of the
ATLAS MKL for different matrix inner blocks, the results
of Table I show both positive and negative GEMM execution
time overhead for the proposed approach, which subsequently
affects the overall overhead for error tolerance for the pre-
sented matrix sizes. Overall, the results show that, against
fault-intolerant (conventional) GEMM design, the proposed
approach incurs execution time overhead between −24.70%
and 43.20% when no SDCs occur and 2.41% and 49.94%
when mitigating up to N SDCs in an N ×N GEMM output.
On average, 12.05% to 21.21% overhead is incurred by the
proposed scheme for tolerating up to N SDCs in GEMM
for the presented matrix sizes. Similarly, Table I shows that
ABFT incurs an average execution time overhead6 of 12.64%
to 120.34% for the same level of fault tolerance. Overall, it is
evident from the results of Table I that the proposed method
incurs comparable overhead to ABFT when no errors occur
and this overhead is (approximately) 18.04% and 46.37% less
than that of mABFT and DMR-based GEMM. These results
are in line with the theoretical predictions of Proposition 1
and, as expected by the theoretical analysis of Section III-C,
the percentile overhead of all methods tends to decrease with
increased subblock length (with some fluctuation for small
subblock sizes due to internal kernel optimizations of the
utilized ATLAS library).
For execution time overhead when correcting SDCs, the
results of Table I show that the performance of ABFT could
be worse than modular redundancy in multiple SDC scenar-
ios. Specifically, while the proposed algorithm, mABFT and
DMR incurs very low overhead for the correction of detected
SDCs, ABFT requires (on average) more than 50% additional
overhead for error correction. This is because, under multiple
detected SDCs in GEMM, ABFT recomputes several rows
and columns of the result, or indeed the entire GEMM sub-
block when ten erroneous rows/colums are detected (“rollback
6The performance results for ABFT are in line with previously-reported
ABFT benchmarks in GEMM. For example Bosilca et. al. [13], report that
checkpointing the system state to detect a single SDC per process (and rolling
back to a previous state when SDCs are detected) leads to 9% ∼ 34% time
overhead for an implementation using up to 484 processes. Similarly, Chen
and Dongarra [17] report that, for detecting a single SDC per subblock of
a large matrix operation, 4% ∼ 9% execution time overhead is incurred in
a ScaLAPACK implementation over a distributed computing system. Finally,
Wunderlich et. al. [61] report that ABFT incurs 18% ∼ 45% execution time
overhead versus GEMM on medium to large matrix dimensions under a GPU
implementation.
ABFT” [1]). This significant increase in the incurred overhead
is also evident in the theoretical analysis of Proposition 2.
It is also evident that the additional overhead for tolerating
multiple SDCs decreases considerably for all approaches,
with the exception of ABFT, as the matrix size increases.
For example, numerical packing requires 53.01% additional
overhead to tolerate multiple SDCs for the 32 × 32 matrix,
while requiring only 9.07% to tolerate the same proportion
of SDCs in the 1152 × 1152 matrix. This property is shared
amongst all exact error-location algorithms (like numerical
packing and DMR) and is beneficial as the requirements for
low-cost SDC correction techniques are more significant for
large matrix sizes, where entire GEMM recomputation would
lead to substantial performance degradation.
In terms of error detection, by injecting IUD bit flips in all
the outputs of the two GEMM calls of the proposed approach
(in the integer case) under an extensive SDC campaign of
more than 10 trillion combinations, we verified experimentally
that the locations of all SDCs were indeed detectable by the
proposed approach. On the contrary, as detailed in Section
II, ABFT can reliably detect and correct only up to a single
SDC within each subblock product. ABFT requires recompu-
tation of entire rows and columns to ensure no SDCs remain
uncorrected, as discussed in the example of Figure 2. This is
circumvented via the use of mABFT, which, under the utilized
settings, can reliably detect the locations of up to 32 SDCs per
GEMM subblock, albeit at the cost of substantial execution
time overhead.
Overall, our theoretical analysis and experimental results
demonstrate that our proposal offers very high accuracy and
reliability in the detection of the locations of SDCs, while it
comes with runtime overhead that is similar to that of ABFT
when no SDCs occur.
V. APPLICATION IN ENERGY-AWARE COMPUTING
SYSTEMS UNDER VOLTAGE SCALING FOR VISUAL
DESCRIPTOR MATCHING IN IMAGE AND VIDEO
RETRIEVAL
Voltage overscaling has been proposed as the means to
improve battery life in portable devices, albeit at the risk of
exposing the execution to transient faults in memory [32],
[42], [63]. For example, Narayanan and Xie [42] report that
dropping the operating voltage of a 4Mbit-SRAM memory for
one hour brings significant energy savings but also increases
the number of memory errors from 57 to 658. Our approach
can be used as the fault detection and mitigation framework
when applying such a scenario within integer matrix products
of multimedia applications. It may be argued that, because
multimedia applications are inherently error tolerant [7], SDCs
would always have a benign effect on the output results.
However, recent studies [24], [38], [44] show that there exist
“critical” sections of multimedia applications where mitigation
of soft errors is imperative, especially when outputs from such
sections are reused for subsequent computations. In view of
this, in the next two subsections we present such an example
within the context of state-of-the-art image and video retrieval
algorithms and we also showcase the corresponding energy
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Table II: Average number of discrepancies in the VLAD matches
under one row of computed similarity measures being affected by
SDCs.
Image No. of wrong
bunch size N VLAD matches
288 84.2 (28.61%)
384 111.4 (29.01%)
576 165.2 (28.68%)
1152 343.1 (29.78%)
savings obtained when SDC tolerant algorithms are used in a
vulnerable voltage-overscaled environment.
A. Effect of SDCs on the Results of an Image or Video
Retrieval Task
Consider a large image database preprocessed using
the state-of-the-art vector of locally aggregated descriptors
(VLAD) method of Jegou et. al. [29] to produce a compact de-
scriptor for each database image comprising N integers, with
N ∈ [288,1152]. The database images could be standalone
pictures, or consist of frames of several video sequences. In
order to match a given query image (or video frame) with
the database images, an inner product between the compact
descriptor of the query image and the descriptor of each of the
images in the database is computed [29]. Given that multiple
query images (a.k.a., image “bunch”) are matched through the
stored database at any given moment (e.g., because of many
concurrent users, or due to the use of video that results in
multiple feature vectors per query), the matching operations
are carried out via GEMM products between the descriptors
of query image bunches and the ones of the database images.
In order to see the impact of SDCs in such a framework,
we consider matching a query bunch comprising N image
descriptors within 1000 segments of N database descriptors
each (i.e., 1000 N ×N -by-N ×N GEMMs), with the descrip-
tors extracted from the Holidays dataset [29]. The experiment
is set to establish the differences occurring in the retrieved
images when running under SDC-free conditions versus when
running under KULFI’s single-row SDC case of Table I. We
present an illustration of returned matches in both error free
and erroneous cases in Fig. 5. The average difference in the
obtained results for various bunch sizes is presented in Table
II. It is evident that the compact nature of the image descriptors
(which makes them sensitive to errors) leads to nearly 30%
discrepancy between the error-free and the SDC execution
of the descriptors. This results in irrelevant images being
retrieved, as shown in Fig. 5. Therefore, in such image and
video retrieval experiments, mitigation of SDCs is imperative
in order to maintain reliable system operation.
B. Application in Energy-aware Computing Systems under
Voltage Scaling Incurring High SDC Rates in Data Cache
Memory
We present an example of the efficacy of our proposal as a
power saving technique within systems where it is imperative
to ensure reliable performance at reduced energy consumption.
(a)
(b)
Figure 5: Indicative image matches (from the Holidays dataset
[29]) in VLAD-based image retrieval when using the query
image on the left for (a) an error free case; (b) a single-row
erroneous case.
Voltage scaling is commonly found today within power-
aware computing for multimedia systems [26]. Recently, volt-
age overscaling
C. Application Context
We performed experiments where ABFT, mABFT, DMR
and the proposed approach are used to detect SDCs within
the GEMM operations of the image retrieval task described
in Section V-A for database segment sizes of 576 and 1152
images, and each image in the database represented by a
descriptor comprising 576 and 1152 integers, respectively.
D. System Description and SDC Injection
The experiments were performed on an Intel i7-4578U
3GHz processor (Windows 8.1, Intel C++ Compiler 15.0.1).
The Intel Extreme Tuning Utility was used for all voltage
adjustments in our experiments and the Intel Power Gadget
API [27] was used to measure the dynamic CPU power dis-
sipation for the different approaches. We selected Vsafe = 1.37
V for SDC-free operation and Verror = 0.98 V for overscaling.
The chosen value for Verror is below the recommended voltage
for our system, but was still found to be providing for safe
operation. Further overscaling causes actual SDCs in our
setup, but does not allow for any control in our experimental
conditions. Therefore, in common with related work [33], [36],
[51], [57], we opted to operate our platform at a safe voltage
level and then inject SDCs artificially with probabilities of
10−4 and 10−5 per data cache access7. Thus, on average,
1 SDC occurs every 10,000 and 100,000 accesses during
each GEMM computation, respectively. This ensures that
all methods undergo the same SDC injection campaign. In
summary, the chosen experimental setup emulates the case
where the fault-tolerant parts of the application (operating at
Verror V) are exposed to data-cache SDCs that are detected and
corrected at runtime.
7Related work [2], [33], [36], [51], [57] has carried out experiments and
simulation studies with similar SDC rates to the ones utilized here and we
have verified that KULFI produces similar rates.
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Table III: Average CPU energy (mJ) and percentile comparison against the fault-intolerant (conventional) sGEMM operating at VsafeV for
GEMM computations for matching a bunch of N = 576 and N = 1152 images against a database of images consisting of N = 576 and
N = 1152 images respectively. For each case, each image is represented by an N -element VLAD.
Approach SDC Measured % decrease SDC Measured % decrease
rate Energy (mJ) in Energy rate Energy (mJ) in Energy
N = 576
sGEMM at Vsafe
10−5
133.92 0
10−4
133.92 0
Proposed 127.07 5.11 133.15 0.57
ABFT [25] 238.30 -77.94 235.86 -76.12
mABFT [18], [30], [39], [47], [54] 148.20 -10.66 150.35 -12.27
DMR [21] 168.04 -25.47 176.00 -31.42
N = 1152
sGEMM at Vsafe
10−5
1124.28 0
10−4
1124.28 0
Proposed 730.86 34.99 1030.32 8.36
ABFT [25] 2148.78 -91.13 2154.37 -91.62
mABFT [18], [30], [39], [47], [54] 1349.31 -20.02 1381.31 -22.86
DMR [21] 1875.17 -66.79 2168.82 -92.91
Table IV: Summary of features of different methods for SDC mitigation in integer matrix products.
`````````Feature
Method Proposed Fault-tolerant ABFT mABFT Dual Modular
Numerical Packing [25] [18], [30], [39], [47], [54] Redundancy [21]
Memory overhead 1 checksum element 1 additional row & col 12.5% more rows & cols 100% increase
Dynamic range loss 37.5% of bitwidth equation (3) equation (6) 0
Error correction Recomputes erroneous Corrects 1 SDC; recomputes Corrects multiple Recomputes erroneous
capability pairs of locations rows & columns for >1 SDC SDCs pairs of locations
Average execution overhead vs.
fault-intolerant GEMM 11.50 12.52% 52.09% 108.34
under no SDCs
Average execution overhead vs.
fault-intolerant GEMM 21.21% 120.34% 85.40% 127.31
for “single-row” of SDCs
Energy decrease with voltage overscaling
20.05% −84.54% −15.34% −46.13%
and SDC rate of 10−5
E. Energy Consumption Results
Table III shows the average CPU energy for the different
approaches. Due to the increased number of recomputations of
ABFT, its performance drops with increased SDC rates. Table
III shows that the proposed approach provides for up to 35%
reduction in energy consumption against the fault-intolerant
GEMM and up to 96% reduction against the other alternatives.
This is because:
1) like DMR, it achieves highly-reliable detection of the
locations of the vast majority of all the erroneous
computations, while ABFT requires row and column
recomputations given that, beyond the case of a single
SDC per GEMM subblock, it cannot pin-point the SDC
locations precisely (Figure 2);
2) it has substantially-reduced overhead in comparison to
DMR and mABFT-based GEMM and its processing
cycles are comparable to the fault-intolerant GEMM.
It can thus be considered as the best approach for SDC
mitigation under aggressive voltage scaling in integer GEMM
operations within energy-aware computing systems.
VI. CONCLUSIONS
We proposed a new class of methods for highly-reliable
integer matrix products. Our approach inserts redundancy
within the numerical representation of the inputs by exploiting
the concept of numerical packing. Analysis and validation of
our proposal using high-performance generic matrix multiply
(GEMM) routines demonstrated that high reliability comes
at the cost of certain bitwidth loss and limited execution
time overhead in comparison to the equivalent fault-intolerant
GEMM. A summary of the features, requirements and per-
formance of the proposed method in reference to ABFT,
mABFT and DMR is given in Table IV. The summary
shows that, on average: (i) under no SDCs in the GEMM
execution, our approach incurs only 2.51% higher overhead
than algorithm-based fault-tolerance (ABFT), and is 18.04%
and 46.37% more efficient than modified ABFT (mABFT) and
dual modular redundancy (DMR), respectively; (ii) under a
single-row data corruption emanating from the use of a fault
injection tool, KULFI, the proposed approach is 17% to 47%
more efficient than all other methods, as it can pin-point the
locations of all detected SDCs. In terms of energy consumption
requirements, based on an emulated SDC-injection campaign
incurred in data cache memory under voltage overscaling, we
show that the proposed approach performs best in comparison
to all other approaches. Future work will investigate alternative
forms of numerical packing and their feasibility for SDC
mitigation within broader classes of numerical computations.
APPENDIX
PROOF OF PROPOSITION 1
Proof. Given two L × L matrices A and B, the proposed
method requires 3L
2
2
addition/subtraction operations (see (11)∼ (13) ignoring all arithmetic shift operations) to generate the
L
2
× L
2
packed matrices Aˆi, Aˆj and Bˆ since each element of
1051-8215 (c) 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TCSVT.2016.2589622, IEEE
Transactions on Circuits and Systems for Video Technology
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, ACCEPTED 12
the packed inputs is computed with an addition and a bit-shift
operation with the packing factor, k.
The GEMM computation of Rˆi = AˆiBˆ and Rˆj = AˆjBˆ
subsequently requires 1
2
(2L3 −L2) operations as both Rˆi and
Rˆj are L2 × L2 matrices.
Assuming no SDCs occur within output GEMM results,
each packed output rˆi or rˆj requires 11 arithmetic operations
(including comparison operations) for unpacking [as elabo-
rated in equations (16) – (23)] and an additional subtract
and compare operation for error check (cf. Section III-B3).
Therefore, 11L
2
2
operations are required for the unpacking
of the two L
2
× L
2
packed outputs, Rˆi and Rˆj , while L2
operations are required for error checking. The final Row-
Column ABFT validation utilized by the proposed approach
for the detection of certain pathological SDC cases would
require 2L2−2L and L2+2L−1 operations for pre-processing
and error check respectively. In summary, assuming no SDCs
occur, 1
2
(2L3 + 15L2) double bitwidth and 3L2 − 1 single
bitwidth arithmetic operations are required. By doubling the
number of operations computed using the double bitwidth
number representation, the number of operations is given by:
Cx{no error in proposed} = 2L3 + 18L2 − 1 (25)
To achieve same protection for GEMM outputs using
traditional ABFT, the row-column checksum would require
2L2 − 2L addition operations for it’s computation, while the
GEMM itself will be computed with 2L3 +3L2 −1 operations
and the ABFT row & column checksum will be validated with
2L2 + 2L addition and comparisons. Therefore, assuming no
SDCs occurred, the operations of traditional ABFT are given
by:
Cx{no error in ABFT} = 2L3 + 7L2 − 1 (26)
For mABFT, given that two checksum rows (and columns)
are generated per partition size of 16, each unweighted
checksum element would require 15 add operations for it’s
computation while the corresponding weighted checksum el-
ement is computed with 31 arithmetic operations. Therefore,
46L operations are required for the checksum computation of
each partition, and L
16
partitions exist for each of the input
matrices. In total, pre-processing for mABFT would require
46L ⋅ L
16
⋅2 = 23
4
L2 arithmetic operations for the calculation of
the row & column checksums. Performing GEMM between
the 9L
8
×L and L× 9L
8
matrices of mABFT will subsequently
require 81
64
(2L3 −L2) operations and, in order to check for
SDCs within each 18 × 18 partition of the resulting 9L
8
× 9L
8
output matrix, 16 (or 32) operations will be required for
each unweighted row/column checksum error check (or each
weighted row/column error check). This implies that mABFT
requires 48 ⋅2 ⋅ (9L
8
)2 ⋅ ( 1
18
) = 27L2
4
operations for error check.
Therefore, the overall complexity of mABFT (assuming no
SDCs occurred) is:
Cx{no error in mABFT} = 1
64
(162L3 + 719L2) (27)
Finally, dual modular redundancy does not require any pre
or post processing for its computation. However, 4L3−2L2 and
L2 arithmetic operations are performed for the computation of
GEMM and error checking, respectively. Therefore, assuming
no SDCs occurred, the complexity of DMR is:
Cx{no error in DMR} = 4L3 −L2 (28)
Combining (25)–(28) leads to the ratios reported in Propo-
sition 1.
PROOF OF PROPOSITION 2
Proof. Given the detection of x SDCs within the output
GEMM results, the number of computations required by all
algorithms for error correction is dependent on their location.
We therefore calculate the operations required for error cor-
rection as the average of the “worst-case” and “best-case”
SDC distribution in output GEMM results, where “worst-case”
refers to an SDC distribution requiring the highest number of
operations and “best-case” SDC distribution requires the least
number of operations.
For numerical packing, the “best-case” refers to the case of
detection of an SDC in an output ri and its corresponding
output rj , i.e, i = j. In such a case, our method of
error correction re-computes x
2
locations for each of Rˆi and
Rˆj , thereby requiring x (2L − 1) operations for all erroneous
location re-computations, while 2 ⋅ 11 ⋅ x
2
operations would be
required for the unpacking of all x locations in both matrices
(as each unpacking requires 11 operations).
On the other hand, the “worst-case” SDC distribution occurs
when all x SDCs happen within either of Rˆi or Rˆj . Given that
any SDC detected for each ri or rj requires the re-computation
of both rˆi and rˆj of the failed location, 2x re-computations and
unpackings will be required for this scenario, i.e., x (4L + 20)
arithmetic operations.
By averaging between the two cases, the proposed approach
requires x
2
(6L + 21) operations to correct x detected SDCs.
By doubling this result:
Cx{x errors in proposed} = 2L3+18L2−1+6xL+30x (29)
Concerning ABFT, assuming (for simplicity of exposition)
that
√
x is integer, the “best-case” SDC distribution for ABFT
is having the SDCs located within a
√
x ×√x square in the
matrix. Therefore, provided the SDCs are all detectable, ABFT
would flag
√
x rows and columns as erroneous. When multiple
SDCs are detected via ABFT, entire rows and columns that
fail the checksum test are recomputed. The “best-case” SDC
distribution of ABFT would therefore require a re-computation
of
√
x rows and
√
x columns involving 2
√
x (2L2 +L − 1)
MAC operations.
On the other hand, if x is large (e.g., x ≥ 16), entire GEMM
re-computation is more beneficial in practice in comparison to
selective recomputation of multiple rows and columns. This
is because the data access irregularity, in conjunction with
the high percentage of outputs that are recomputed, ends
up incurring higher execution time penalty in comparison
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to simply recomputing the GEMM. Therefore, the required
operations for this case are:
1
2
[2L3 + 3L2 − 1 + 2√x (2L2 +L − 1)] .
By averaging between the two cases:
Cx{x errors in ABFT} = 2L3 + 7L2 + 0.5 ⋅ [2L3 + 3L2 − 1]+ [√x (2L2 +L − 1)] − 1= 3L3 +L2 (2√x + 8.5)+L√x −√x − 1.5
(30)
The mABFT implementation presented in the paper can
detect one SDC and correct two SDCs for each row or
column within a partition. The “best-case” SDC distribution
for this implementation would be having x SDCs spread in
such a way that only one SDC occurs in a row or column
of a partition. Since mABFT requires one division operation
for error location and one subtraction operation for error
correction [19], [54] , 2x operations would be required in order
to correct the x detected SDCs.
On the other hand, the “worst-case” error location in
mABFT occurs when 4 SDCs occur within a 2×2 sub-block in
a partition such that two SDCs are detected in each of the two
rows and columns corresponding to the sub-block error loca-
tion. Since the mABFT implementation in this work can not
correct more than one SDC per row/column, entire erroneous
rows and columns of the affected partitions are re-computed.
Thus, 4 ⋅18 (2L − 1) arithmetic operations are required for the
re-computation of 2 erroneous rows and 2 erroneous columns
assumed to be spread across x
4
different locations. Therefore,
the overall complexity of mABFT including the correction of
x SDCs is:
Cx{x errors in mABFT} = 1
64
(162L3 + 719L2)+ x (18L − 8) (31)
Finally, performing same analysis for DMR, the “best-
case” SDC distribution would refer to two SDCs occurring
exactly at corresponding positions of the two GEMMs. This
would require re-computation of x
2
output locations. On the
other hand, the “worst-case” SDC here refers to all x SDCs
occurring at different locations of one of the GEMM outputs.
In such a case, x locations would need to be re-computed for
each of the output matrices. Therefore, the overall complexity
of DMR (including the correction of x SDCs) is:
Cx{x errors in DMR} = 4L3 −L2 + 3xL − 1.5x (32)
Combining the last four equations leads to the ratios re-
ported in Proposition 2.
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